Category:VLSI

From Antalya
Revision as of 15:08, 8 August 2024 by Kgf (talk | contribs) (Created page with "{{VLSInavbar}} <div class="jumbotron jumbotron-fluid"> <ul> ==Open Source VLSI Design== These pages support the VLSI design activities at [https://www.ethz.ch ETH Zürich] relying on ''mainly'' open source EDA design tools. </ul> </div>")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
VLSI
LecturesToggle Dropdown
IntroSystemVerilogSynthesisIC ManufacturingStandard cell based designFloorplanningUnderstanding TimingParasitic effects in VLSI DesignBack-end designPower managementTestingPerformance of ICs
ExercisesToggle Dropdown
Simulation flowBlock diagramsRTL, understanding/extending CrocSynthesisOverview of the flowFloorplanningPlacement / TimingUnderstanding clock treeRouting / FinishingPower analysisDRC / LVSTetramax / ATPGPreparing plots, Presenting results
InformationToggle Dropdown
Student ProjectsSystemVerilog naming conventionsCroc SoCFurther informationContributors
ToolsToggle Dropdown
VerilatorYosysOpenROAD

    Open Source VLSI Design

    These pages support the VLSI design activities at ETH Zürich relying on mainly open source EDA design tools.

Subcategories

This category has only the following subcategory.

V

  • VLSI‎ (1 C, 20 P)
Retrieved from "http://antalya.ethz.ch/w/index.php?title=Category:VLSI&oldid=1457"