VLSI Exercises

VLSI

LecturesToggle Dropdown

IntroSystemVerilogSynthesisIC ManufacturingStandard cell based designFloorplanningUnderstanding TimingParasitic effects in VLSI DesignBack-end designPower managementTestingPerformance of ICs

ExercisesToggle Dropdown

Simulation flowBlock diagramsRTL, understanding/extending CrocSynthesisOverview of the flowFloorplanningPlacement / TimingUnderstanding clock treeRouting / FinishingPower analysisDRC / LVSTetramax / ATPGPreparing plots, Presenting results

InformationToggle Dropdown

Student ProjectsSystemVerilog naming conventionsCroc SoCFurther informationContributors

ToolsToggle Dropdown

VerilatorYosysOpenROAD

---

We have prepared a series of exercises for our VLSI course at ETH Zurich.

What is needed

VM

Schedule

Exercise	Name	Files
1	Simulation flow	ex1.tar.gz
2	RTL, understanding/extending Croc	ex1.tar.gz
3	Synthesis	ex1.tar.gz
4	Block diagrams	ex1.tar.gz
5	Overview of the flow	ex1.tar.gz
6	Floorplanning	ex1.tar.gz
7	Placement / Timing	ex1.tar.gz
8	Understanding clock tree	ex1.tar.gz
9	Routing / Finishing	ex1.tar.gz
10	Power analysis	ex1.tar.gz
11	DRC / LVS	ex1.tar.gz
12	Tetramax / ATPG	ex1.tar.gz
13	Preparing plots, Presenting results	ex1.tar.gz

---

The VLSI pages are part of the open source VLSI design course offered by the Integrated Systems Laboratory of ETH Zürich, by Luca Benini and Frank K. Gürkaynak. See full list of contributors.