Template: VLSInavbar: Difference between revisions
From Antalya
No edit summary |
No edit summary |
||
Line 23: | Line 23: | ||
* Exercise - Preparing plots, Presenting results|Preparing plots, Presenting results | * Exercise - Preparing plots, Presenting results|Preparing plots, Presenting results | ||
VLSI Projects | Projects | VLSI Information | Information | ||
* VLSI Projects | Projects | |||
* SystemVerilog naming conventions | |||
* Croc | |||
* VLSI Reading | Further information | |||
Open source IC Design tools | Tools | |||
* Verilator | |||
* Yosys | |||
* OpenROAD | |||
</btn> | </btn> | ||
---- | ---- | ||
[[Category:VLSI]] | [[Category:VLSI]] |