VLSI Lectures: Revision history

Jump to: navigation, search

Diff selection: Mark the radio buttons of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

9 August 2024

  • curprev 08:3708:37, 9 August 2024‎ Kgf talk contribs‎ 3,000 bytes +1‎ No edit summary
  • curprev 08:3408:34, 9 August 2024‎ Kgf talk contribs‎ 2,999 bytes −1,014‎ No edit summary
  • curprev 06:1306:13, 9 August 2024‎ Kgf talk contribs‎ 4,013 bytes +4,013‎ Created page with "{{VLSInavbar}} Synthesis flow, standard cells, memories, drive strengths, basics of timing Steps for IC Design manufacturing, how transistors are made Layers for routing, track width, separation, pitch, standard cell structure, pins Floorplanning, I/O ring, power rings, macros, packages, ESD timing. Setup/hold constraints, prop/cont delay, min/max timing, input output timing, single clock, clock tree, skew, insertion delay, corners Parasitics, extraction, issues in timi..."
Retrieved from "http://antalya.ethz.ch/wiki/VLSI_Lectures"