Exercise - Simulation flow: Revision history

Diff selection: Mark the radio buttons of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

curprev 07:4907:49, 18 October 2024‎ Kgf talk contribs‎ 8,343 bytes −15‎ No edit summary

curprev 13:4913:49, 17 October 2024‎ Kgf talk contribs‎ 8,358 bytes +485‎ No edit summary

curprev 06:5106:51, 16 August 2024‎ Kgf talk contribs‎ 7,873 bytes +2‎ No edit summary
curprev 06:5006:50, 16 August 2024‎ Kgf talk contribs‎ 7,871 bytes −651‎ No edit summary
curprev 06:2206:22, 16 August 2024‎ Kgf talk contribs‎ 8,522 bytes +1‎ No edit summary
curprev 06:2106:21, 16 August 2024‎ Kgf talk contribs‎ 8,521 bytes +6,226‎ No edit summary

curprev 11:4811:48, 15 August 2024‎ Kgf talk contribs‎ 2,295 bytes +2,295‎ Created page with "{{VLSInavbar}} ==Overview== In this exercise, we will explore the practical application of Verilator, a leading open-source tool for hardware simulation. Verilator converts Verilog code into an executable binary. Our focus will be on simulating a digital design and testbench written in SystemVerilog using Verilator’s relatively new support for timing constructs. We will learn: * how to translate a SystemVerilog design into an executable binary using Veril..."

Exercise - Simulation flow: Revision history

18 October 2024

17 October 2024

16 August 2024

15 August 2024